BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//EcoCloud - ECPv6.17.0//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:EcoCloud
X-ORIGINAL-URL:https://ecocloud.epfl.ch
X-WR-CALDESC:Events for EcoCloud
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Europe/Paris
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20220327T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20221030T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20230326T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20231029T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20240331T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20241027T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=Europe/Paris:20230227T100000
DTEND;TZID=Europe/Paris:20230227T120000
DTSTAMP:20230605T074358Z
CREATED:20230605T073943Z
LAST-MODIFIED:20230605T074358Z
UID:9405-1677492000-1677499200@ecocloud.epfl.ch
SUMMARY:Can we automate integrated circuit design?
DESCRIPTION:Jason Cong\, Director of the Center for Domain-Specific Computing (CDSC) of UCLA\, has been invited to EPFL by the IC Faculty. \nAs we are near the end of Moore’s Law scaling\, there is a great need to design various kinds of customized accelerators for much higher performance and energy efficiency. But integrated circuit (IC) designs remain a black art to many. Given the success of deep learning in many domains in recent years\, a natural question is if it is possible to fully automate IC designs. In this talk\, we present our latest research on this topic. By coupling high-level synthesis with a set of deep learning techniques\, such as graph-based neural networks and meta learning\, as well as microarchitecture guided optimization for regular structures\, such as systolic arrays and stencil computation\, we show that it is possible to automate IC designs so that most software programmers can design their own customized ICs for a wide range of applications. \nJason Cong is the Volgenau Chair for Engineering Excellence Professor at the UCLA Computer Science Department (and a former department chair)\, with joint appointment from the Electrical and Computer Engineering Department. He is the director of Center for Domain-Specific Computing (CDSC) and the director of VLSI Architecture\, Synthesis\, and Technology (VAST) Laboratory. Dr. Cong’s research interests include novel architectures and compilation for customizable computing\, synthesis of VLSI circuits and systems\, and quantum computing.  \nHe has over 500 publications in these areas\, including 16 best paper awards\, and 4 papers in the FPGA and Reconfigurable Computing Hall of Fame. He and his former students co-founded AutoESL\, which developed the most widely used high-level synthesis tool for FPGAs (renamed to Vivado HLS after Xilinx’s acquisition). He was elected to an IEEE Fellow in 2000\, ACM Fellow in 2008\, the National Academy of Engineering in 2017\, and the National Academy of Inventors in 2020. He is the recipient of the 2022 IEEE Robert Noyce Medal for fundamental contributions to electronic design automation and FPGA design methods.
URL:https://ecocloud.epfl.ch/event/can-we-automate-integrated-circuit-design/
LOCATION:BC420 – Computing Building of EPFL\, EPFL\, Ecublens\, Switzerland
CATEGORIES:EcoCloud Connected Event
ATTACH;FMTTYPE=image/jpeg:https://ecocloud.epfl.ch/wp-content/uploads/2023/06/jasoncong.jpg
END:VEVENT
END:VCALENDAR