BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//EcoCloud - ECPv6.15.20//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://ecocloud.epfl.ch
X-WR-CALDESC:Events for EcoCloud
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Europe/Paris
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20240331T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20241027T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20251026T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20260329T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20261025T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=Europe/Paris:20251104T111500
DTEND;TZID=Europe/Paris:20251104T140000
DTSTAMP:20260420T234317
CREATED:20251009T135512Z
LAST-MODIFIED:20251029T133312Z
UID:11570-1762254900-1762264800@ecocloud.epfl.ch
SUMMARY:Andrea Bonetti of Sony: AI for Chip Design
DESCRIPTION:An Industrial Perspective on Gaining a Competitive Edge Through Automation\nThe growing complexity of modern chips and the pressure to maintain a competitive edge in industry are pushing traditional electronic design automation (EDA) tools to their limits\, increasing the need for more customizable and scalable design methodologies. As the demand for more performant and specialized hardware keeps rising on the semiconductor market\, artificial intelligence (AI) is emerging as a transformative force in chip design. This talk explores how AI can optimize key processes in the design of analog circuits and digital systems\, offering a perspective from industry. \nTopics include: \n\ntrends in AI for analog design\, from simulator surrogates to generative AI for layout\nLLMs for RTL coding and AI for efficient verification of digital systems\nan industrial perspective on the in-house development of AI automation tools\n\nAndrea Bonetti received a Master’s degree in Electronic Engineering from Politecnico di Milano\, Italy\, in 2012. In 2011\, he visited the Bio Engineering Laboratory (BEL) at ETH Zurich\, Switzerland. From 2012 to 2014\, he worked as an Analog Design Engineer at AMS AG\, Switzerland\, focusing on the development of audio interfaces with MEMS sensors. He obtained a Ph.D. degree from EPFL\, Switzerland\, in 2019\, under the supervision of Prof. Andreas Burg on the energy/quality trade-offs in digital integrated circuits. In 2016\, he visited the Circuits Research Laboratory at Intel Labs\, USA. From 2019 to 2023\, he worked as a Senior R&D Engineer at CSEM\, Switzerland\, in the System-on-Chip group. Since 2023\, he has been a Staff Research Scientist at Sony AI\, Switzerland\, where he leads a team of researchers on AI for analog circuit design. \n 
URL:https://ecocloud.epfl.ch/event/andrea-bonetti-of-sony-ai-for-chip-design/
LOCATION:BC420 – Computing Building of EPFL\, EPFL\, Ecublens\, Switzerland
CATEGORIES:EcoCloud Official Event
ATTACH;FMTTYPE=image/jpeg:https://ecocloud.epfl.ch/wp-content/uploads/2025/10/sonyAI.jpg
END:VEVENT
END:VCALENDAR