BEGIN:VCALENDAR
VERSION:2.0
METHOD:PUBLISH
CALSCALE:GREGORIAN
PRODID:-//WordPress - MECv7.34.2//EN
X-ORIGINAL-URL:https://ecocloud.epfl.ch/
X-WR-CALNAME:EcoCloud
X-WR-CALDESC:
X-WR-TIMEZONE:Europe/Paris
BEGIN:VTIMEZONE
TZID:Europe/Paris
X-LIC-LOCATION:Europe/Paris
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20260329T030000
RRULE:FREQ=YEARLY;BYMONTH=03;BYDAY=-1SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20261025T020000
RRULE:FREQ=YEARLY;BYMONTH=10;BYDAY=4SU
END:STANDARD
END:VTIMEZONE
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-PUBLISHED-TTL:PT1H
X-MS-OLK-FORCEINSPECTOROPEN:TRUE
BEGIN:VEVENT
CLASS:PUBLIC
UID:MEC-835bafd2c534a1830c0590774285ff88@ecocloud.epfl.ch
DTSTART;TZID=Europe/Paris:20261008T120000
DTEND;TZID=Europe/Paris:20261008T123000
DTSTAMP:20260720T164712Z
CREATED:20260720
LAST-MODIFIED:20260724
PRIORITY:5
SEQUENCE:24
TRANSP:OPAQUE
SUMMARY:From Grid to Chip to Ambient: Engineering the AI Factory Energy Stack
DESCRIPTION:Dr. Eugene van Rooyen, Product Line Manager, Eaton\n\nAI data centers have crossed a threshold: we are no longer designing facilities, but city‑scale energy systems that convert power into tokens, and tokens into artificial intelligence. Rising rack densities, shrinking deployment timelines, and grid constraints demand a shift from enterprise design approaches to end‑to‑end energy stack optimization, from grid interconnection and power conversion to compute delivery and thermal rejection.\nOn the power side, three interdependent domains must scale together: IT distribution in the whitespace (480 V AC and emerging 800 V DC architectures), liquid cooling infrastructure where CDUs and high‑amperage busways become mission‑critical loads, and centralized cooling plants where medium voltage enables efficient delivery of industrial-scale power. Physics governs these choices, with current driving footprint and fault domains defining availability.\nOn the thermal side, the primary efficiency lever is the temperature delivered to silicon. Advanced cold plate designs with low thermal resistance enable hot‑water cooling aligned with chip roadmaps, reducing reliance on chillers and reframing performance around compute output per unit energy. Thermal resistance becomes the key architectural driver of system efficiency.\nAt scale, resilience requires coordinated power quality, ride‑through for cooling loads, and digital control layers. The advantage lies in engineering the entire energy stack—unlocking step‑change gains in efficiency and availability.\n \nDr. Van Rooyen specialises in translating customer needs and business objectives into scalable, profitable product portfolios, working at the intersection of engineering, operations, and commercial teams. His experience spans full product lifecycle ownership, portfolio optimisation, and growth of new products and customer segments.\n
URL:https://ecocloud.epfl.ch/mcevents/eaton2026/
CATEGORIES:event2026
ATTACH;FMTTYPE=image/jpeg:https://ecocloud.epfl.ch/wp-content/uploads/2026/07/rooyen.jpg
END:VEVENT
END:VCALENDAR